Figure 2: The 128-bit registers xmm1 and xmm2 each contain four packed 32-bit floating-point numbers.