Figure 1: Chip configuration.
Back to Article
