(a)
always @(posedge pb) 
   ready=~ready;

(b)
always @(posedge win0 or negedge ready) 
 begin
   if (ready==0) winner[0]=0; else winner[0]=1;
 end

Example 1: (a) Clocking behavior of the module; (b) telling the synthesizer how to arrange circuitry.