Figure 4: Multithreaded implementations of host A and host B processes.