Figure 2: More recent SOC designs provide DMA controller(s) with dedicated buses.