Figure 2
Simulated target hardware debugging
